Fresh B.Tech EC graduate who possess striong understanding on SystemVerilog & UVM.
Must also possess strong understanding on Design Verification.