Engineer must possess strong understandong in PCIe Gen3/4/5 RootComplex or Endpoint Configuration.
Engineer must possess 5+ Years of exp in Design Verification using SystemVerilog + UVM.