Engineer must possess string understanding od Design Verification with 5+ Year of exp.
Engineer must possess strong understanding of SystemVerilog, UVM.