Design and implement high-performance digital systems and embedded FPGA solutions.
Job RequirementsU.S. Citizen; eligible for security clearance (active clearance a plus)
BS or MS in Electrical Engineering or related field
5 years post-graduation experience with VHDL, Verilog, and SystemVerilog
FPGA/Hardware background (embedded/SoC focus)
Familiarity with Xilinx/AMD toolchains (Vivado, Vitis); Ultrascale/Ultrascale+ families
Experience with RFSoC or MPSoC platforms (preferred)
Knowledge of multigigabit transceivers, SERDES, and high-speed I/O
Experience with Lattice (preferred)
Board-level design experience (preferred)
Preferred SkillsDigital design methodologies: CDC handling, timing closure, constraints (SDC/XDC)
Simulation and verification: ModelSim/Questa, UVM/testbench development
Embedded integration: AXI, DMA, DDR, PCIe, Ethernet, JESD204
Scripting/automation: Python, TCL, Make, CMake
Version control and CI: Git, hardware build pipelines
Lab bring-up and debug: oscilloscopes, logic analyzers, protocol analyzers, JTAG
ResponsibilitiesArchitect, implement, and verify FPGA designs using VHDL/SystemVerilog
Develop testbenches, run simulations, and execute coverage-driven verification
Perform synthesis, place-and-route, constraint management, and timing closure
Integrate FPGA logic with embedded processors (e.g., Zynq MPSoC/RFSoC) and software
Implement and validate high-speed interfaces (PCIe, DDR, Ethernet, JESD204, MGTs)
Conduct hardware bring-up, board-level debug, and system performance tuning
Generate design documentation, interface specs, and release artifacts
Collaborate with PCB and RF teams on pin planning, constraints, and signal integrity
Support lab/field testing and iterative updates across the product lifecycle
Pay Details: $60.00 to $80.00 per hour
Benefit offerings available for our associates include medical, dental, vision, life insurance, short-term disability, additional voluntary benefits, EAP program, commuter benefits and a 401K plan. Our benefit offerings provide employees the flexibility to choose the type of coverage that meets their individual needs. In addition, our associates may be eligible for paid leave including Paid Sick Leave or any other paid leave required by Federal, State, or local law, as well as Holiday pay where applicable.
Equal Opportunity Employer/Veterans/Disabled
To read our Candidate Privacy Information Statement, which explains how we will use your information, please
The Company will consider qualified applicants with arrest and conviction records in accordance with federal, state, and local laws and/or security clearance requirements, including, as applicable:
The California Fair Chance ActLos Angeles City Fair Chance OrdinanceLos Angeles County Fair Chance Ordinance for EmployersSan Francisco Fair Chance Ordinance
Massachusetts Candidates Only: It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.