Experience: 3 to 5 Years.

Analog transistor circuit design and verification. 

Should be familiar with Cadence tool set. 

Clocking circuit or POWER management circuit exposure is preferred.